Normal view MARC view ISBD view

REALIZATION OF DELAY LOCKED LOOP USING VCDL IN 180 nm CMOS TECHNOLOGY

By: DAHARIA (HIMANSHU).

Material type: materialTypeLabel

BookPublisher: DELHI TECHNOLOGICAL UNIVERSITY 2016Description: 78.Subject(s): ELECTRONICS AND COMMUNICATIONDDC classification: 621.3822 DAH Dissertation note: M.TECH 2016 DR. NEETA PANDEY

Tags from this library: No tags from this library for this title. Add tag(s)

average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes
Comments ( 0 )

Item type	Current location	Call number	Status	Date due	Barcode
Elec. Thesis & Dissertation	Delhi Technological University In case any user is not receiving email during issue and return of books or not getting alerts for return of books .Kindly contact library and update your email and mobile .	621.3822 DAH (Browse shelf)	Not for loan		TD-2490

Browsing Delhi Technological University Shelves Close shelf browser

Previous				No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.3822 COM NETWORK SYSTEMS DESIGN USING NETWORK PROCESSER	621.3822 COM NETWORK SYSTEMS DESIGN USING NETWORK PROCESSER	621.3822 COM NETWORK SYSTEMS DESIGN USING NETWORK PROCESSER	621.3822 DAH REALIZATION OF DELAY LOCKED LOOP USING VCDL IN 180 nm CMOS TECHNOLOGY	621.3822 DAL COMPARATIVE STUDY AND ANALYSIS ON THE CLASSIFICATION OF ECG SIGNALS	621.3822 DAM INTRODUCTION TO DISCRETE TIME SIGNALS AND SYSTEMS	621.3822 DEB WAVELET TRANSFORMS & TIME-FREQUENCY SIGNAL ANALYSIS	Next

M.TECH 2016 DR. NEETA PANDEY

There are no comments for this item.

Facebook

Delicious